Introduction
Ni-based FUSI gate electrode, as one of the most promising candidates for dual metal gate (MG), has been investigated comprehensively for next generation CMOS technology, because it is not only able to eliminate Poly-Si depletion, but also shows excellent compatibility with the conventional CMOS technology [1] [2] [3] [4] [5] . However, the effective work function (EWF) tunable range in Ni FUSI/Hf-based dielectric gate stacks by phase control and impurity pileup is still insufficient to meet the requirements for low V th bulk CMOS devices [6, 7] . Therefore, more work has to be conducted to improve the work function tunability of Ni FUSI gate. Previously, the effect of Poly-Si electrode deposition process on the electrical characteristics for Poly-Si/Hf-based dielectric gate stacks has been reported [8, 9] . However, little work has been done to investigate this effect on Ni FUSI/Hfbased dielectric gate stacks. In this work, the effect of Si deposition process for forming Ni x Si gates on HfO 2 dielectric is investigated first. Ni x Si gates formed from physical vapour deposited (PVD) Si electrode were compared with those formed from chemical vapour deposited (CVD) Si electrode. In addition, recent demonstration of work function tunability using Laincorporation in HfO 2 [10] [11] [12] is employed to shift the NiSi work function towards the Si band edge in a NiSi/HfLaO stack.
Results and Discussion
(a) Enhancement of EWF tunability for Ni FUSI/HfO 2 gate stack by depositing Si layer with PVD tool: Field oxide isolated MOS capacitors were first fabricated with Ni 2 Si/HfO 2 /p-Si gate stack in this work. The Si substrate doping is 6E15 cm -3 and Si electrode was deposited by PVD and CVD, respectively. Figure  1 (a) shows typical CV curves for those gate stacks with PVD and CVD Si. The V fb of Ni 2 Si, silicided using PVD Si, is positively shifted as compared to CVD Si without any variation in EOT. Moreover, Figure 1(b) compares the distribution of V fb , extracted from CV curves for these two gate stacks, wherein the V fb for Ni 2 Si/HfO 2 stack with PVD Si is ~-0.2 V and has almost constant V fb difference of ~0.27 V with reference to that with CVD Si. The good process uniformity for both cases excludes the possibility from process variation for this significant V fb shift. As the EWF of Ni FUSI gates may vary significantly with different Ni silicide phases, it is necessary to determine the exact phase of Ni silicide for these two gate stacks with PVD Si and CVD Si in order to clarify the phenomenon above. XRD study and SIMS spectra for these two stacks are shown in Fig. 2(a) & (b) , indicating the ratio of Ni to Si for these two cases is 2:1. This implies the above V fb shift does not result from different Ni FUSI phase, but the variation of EWF for Ni 2 Si caused by different Si deposition process. To confirm the effect of Si deposition process further, MOS capacitors with NiSi/HfO 2 /p-Si gate stack with PVD and CVD Si were also fabricated. The C-V characteristics for these two cases are shown in Fig. 3(a) . Contrary to the above mentioned result for Ni 2 Si gate electrode, the CV curve for PVD Si device slightly shifts to the negative direction (~0.05 V), compared with that for CVD Si device. The distribution of V fb for these two gate stacks is shown in Fig. 3 (b) , also indicating good process uniformity for both NiSi gates using PVD Si and CVD Si processes. Therefore, we believe the different Si deposition process is the main reason for the V fb shifts mentioned above. Previously it has been reported that HfO 2 will be reduced in high temperature due to the reducing ambient during CVD Si process [9] . This reduction happens on the surface of HfO 2 to form HfSi x bonds, which were reported as one of the reasons for Fermi level pinning between Poly-Si or FUSI gate and Hf-based dielectrics [13, 14] and their pinning position is between the Si intrinsic Fermi level and the Si conduction band [15] . Hence, the lower deposition temperature (room temperature) coupled with a direct Si deposition process (without thermally decomposing SiH 4 ) in PVD tool could suppress the "reaction" of Hf with Si at the interface and the decreased Hf-Si x bonds for PVD Si will release the pinning effect somewhat so that the EWFs of Ni 2 Si and NiSi can shift to their vacuum value respectively. Moreover, the existence of Hf-Si x bonds will affect V fb shift for p-type MG more seriously, such as Ni 2 Si, due to their pinning position. Figure 4 shows the SEM images for Poly-Si/HfO 2 gate stack with PVD & CVD Si after removal of the Si gate. Participates can be seen for both cases, however, compared to CVD case, the size and density of those participates for PVD Si is much smaller and lower. It is likely that these participates observed on the HfO 2 surface are related to the above V fb (or EWF) difference for Ni x Si between PVD and CVD Si electrode. Figures 5(a) & (b) show J g -V g characteristics for all the gate stacks mentioned above. It can be seen J g for the PVD Si devices are smaller than those of CVD Si devices, which implies that the quality of HfO 2 layer is degraded more seriously during subsequent processes for CVD Si device compared to PVD Si device. This may also relate to those participates.
(b) Enhancement of EWF tunability for Ni FUSI/HfO 2 gate stack by incorporating La into HfO 2 : To enhance the EWF tunability in Ni FUSI/HfO 2 gate stacks further, La was incorporated into HfO 2 dielectric for Ni x Si/HfO 2 gate stacks with PVD and CVD Si. After Si deposition, the surface of PVD Si/HfLaO stack was observed to be smooth under SEM, while nanowire-like particles were found on the sample with CVD Si/HfLaO stack, as shown in Fig. 6 . The detailed investigation for these phenomena will be published elsewhere. Therefore, gate stacks with Ni x Si/HfO 2 and Ni x Si/HfLaO only with PVD Si electrode were compared in this part. Figure 7 shows the normalized CV curves for NiSi and Ni 2 Si on HfO 2 and HfLaO respectively. It can be observed that, by incorporating La into HfO 2 , V fb for NiSi on HfO 2 with PVD Si shifts further in the negative direction to ~-0.9 V; while V fb for Ni 2 Si on HfO 2 with PVD Si also shifts in the negative direction correspondingly, with a consistent ∆V fb ~0.3 V compared to the case of NiSi, which may result from the different electronegativity between Hf and La atoms [16] . 
Conclusion
For the first time, we investigated the effect of Si deposition process on the electrical characteristics for Ni x Si/HfO 2 stacks. By employing PVD Si other than CVD Si, the tunable EWF window between NiSi and Ni 2 Si on HfO 2 is enhanced with additional ~0.32 V. Furthermore, by incorporating La into HfO 2 , NiSi on HfLaO shows a record low EWF (~4.0 eV). Summary of estimated EWF (from the V fb shift for one dielectric thickness) for all the Ni x Si/high-k gate stacks in this work and from previous publications [4, 5] . It can be deduced that the amount of the interface Hf-Si x bonds is a key parameter and the control of the Hf-Si x bond amount is an effective method to achieve the suitable EWF by controlling Ni x Si phase (or Si composition in electrode) and Hf composition in dielectrics [4] . In addition, the EWF shift caused by the incorporation of La may be related to its lower electronegativity compared to Hf atoms [16] . Wang, et al., IEEE EDL, v.28, p.258, (2007) . 
